devttl/xiaozhi-esp32
1
0
Fork 0
forked from xiaozhi/xiaozhi-esp32
Code Pull Requests Activity

atk_dnesp32s3: fix set xl9555 port1 output state (#525)

Browse Source 
Signed-off-by: Jack Huang <jackhuang021@gmail.com>
This commit is contained in:
JackHuang021
2025-04-22 10:28:26 +08:00
committed by GitHub
parent 3404180a77
commit abb594bddd
2 changed files with 8 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
main/boards/atk-dnesp32s3-box/atk_dnesp32s3_box.cc
View File

@@ -39,14 +39,16 @@ public:
void SetOutputState(uint8_t bit, uint8_t level) { void SetOutputState(uint8_t bit, uint8_t level) {
uint16_t data; uint16_t data;
int index = bit;
if (bit < 8) { if (bit < 8) {
data = ReadReg(0x02); data = ReadReg(0x02);
} else { } else {
data = ReadReg(0x03); data = ReadReg(0x03);
bit -= 8; index -= 8;
} }
data = (data & ~(1 << bit)) | (level << bit); data = (data & ~(1 << index)) | (level << index);
if (bit < 8) { if (bit < 8) {
WriteReg(0x02, data); WriteReg(0x02, data);

6
main/boards/atk-dnesp32s3/atk_dnesp32s3.cc
View File

@@ -28,14 +28,16 @@ public:
void SetOutputState(uint8_t bit, uint8_t level) { void SetOutputState(uint8_t bit, uint8_t level) {
uint16_t data; uint16_t data;
int index = bit;
if (bit < 8) { if (bit < 8) {
data = ReadReg(0x02); data = ReadReg(0x02);
} else { } else {
data = ReadReg(0x03); data = ReadReg(0x03);
bit -= 8; index -= 8;
} }
data = (data & ~(1 << bit)) | (level << bit); data = (data & ~(1 << index)) | (level << index);
if (bit < 8) { if (bit < 8) {
WriteReg(0x02, data); WriteReg(0x02, data);